













Th es is Advisor : U . R
.
Kodres
Aoproved for public release; distribution unlimited
T18^586

SECURITY CLASSIFICATION OF THIS PAGE (Whmn Dmlm !n farad)
REPORT DOCUMENTATION PAGE READ INSTRUCTIONSBEFORE COMPLETING FORM
t. SEPOBT NUMBER 2. GOVT ACCESSION NO. i. recipient-s :at»log number
4. TITLE (mnd Submit)
Acquisition Planning for Tactical
Avionics Svstems
5. TYPE OF REPORT » PF.RIOO COVERED
Master ' s Thes is
June 19 "3




«. CONTRACT OR 3RANT NUMBER,-.)
9. PERFORMING ORGANIZATION NAME ANO AOORESS
Naval Postgraduate School
Monterey, CA 93940
10. program ELEMENT, projEC task
AREA a WORK UNIT NUMBERS





13. NUMBER OF PAGES
14. MONITORING AGENCY NAME 4 AOORESSCH dlllmrmnl /rom Conrro/i/n« Of'fca)
Naval Postgraduate School
Monterey, CA 95940
IS. SECURITY CLASS, lol Irtla raporr)
Unci as s i f ied
I5«. DECLASSIFICATION/ DOWNGRADING
SCHEDULE
16. DISTRIBUTION STATEMENT (ol thl a Rmport)
Approved for public release; distribution unlimited
17. DISTRIBUTION STATEMENT (ol thm mbmstmct «r»f«i In Stack 20, It dtttmrmnl from Raporl)
18. SUPPLEMENTARY NOTES
19. KEY WORDS (Continue on tmvmrmm *ldm II nmcmmmmry and idmntlty by black number)
Microcomputer Computer Languages
Minicomputer Computer Programming
Avionics -' Computer Architecture
Acquisition
20. ABSTRACT (Continue on ravara* tldm II nmcmmmmy and Identity by black nvmbar)
This thesis examines the use of microcomputer technology in
tactical avionics systems and its impact on the procurement
process of associated hardware and software. The rapid
expansion of implementation of large scale integrated circuits
in avionics systems aboard tactical military aircraft and
missile systems has resulted in some serious potential problems
in the areas of development, maintenance and acquisition of
DO ,5
FORM
AN 73 1473 EDITION OF 1 NOV St IS OBSOLETE
S/N 0102-014- ««01 !
SECURITY CLASSIFICATION OF THIS PAGE (Vhmn Dmlm Bntmrmd)

fuCUMlTV CL ASilF'C.* TIQM Q W THIS >>Gti' l»i»i D-K JnHf.i
20. (continued)
microprocessor- based systems and software. These problems
are identified and discussed, and proposed recommendations
are made to lessen their undesirable long-range effects.
DD Form 1-473
1 Jan 73
S/N 0102-014-6601 S£CU»lTY CLAfSiriCATION Of THIS »»S£r*»>«' Da)m ffnf.r.d)

Approved for public release; distribution unlimited
ACQUISITION PLANNING FOR TACTICAL AVIONICS SXSTEMS
Dy
Cleveland Duane Eaglenardt
Lieutenant Commander, Jnited States Navy
3.S .Z .2
.
, San Jose State College. 1968'
M.S.A.E., Naval Postgraduate School, 1977
Submitted in partial fulfillment of th<
requirements for tne degree of






This thesis examines the use of microcomputer
technology in tactical avionics systems and its impact
en the procurement, process of associated hardware and
software. The rapid expansion of implementation of
large scale integrated circuits in avionics systems
aboard tactical military aircraft and missile systems
has resulted in some serious potential problems in the
areas of development, maintenance and acquisition of
microprocessor- based systems and software. These
problems are identified and discussed and proposed
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The dramatic advancements in semiconductor and
microcir cuit technology have made it difficult, if not
impossible , for managers of major avionics systems
procurement programs to remain technically abreast of their
contractor counterparts. Without a firm understanding of
what is transpiring in the avionics industry
technologically, government representatives as well as
industrial leaders will be unprepared to deal with the
growth of the electronics capabilities. This rapid
expansion of technology, presents a serious crooiem to the
long-range planning of future avionics systems because of
the widening gap in knowledge between buyer and producer
resulting from the rapid growth of the technological base
itself.
The gcals of this thesis are to:
Increase the awareness cf the reader in the
current and future trends in avionics design.
ar ea
Analyze the effects of microcircuit technology on the
acquisition of tactical avionics systems and associated
software.
3. Present alternatives to the present concepts of




E. ORGANIZATION OF THE THESIS
This thesis assumes that the reader is net familiar with
microprocessor terminology, or avionics applications of
large scale integrated circuitry. First, we will present
background material on the evolution of the microprocessor,
its place ameng computers, and its use as a substitute for
dedicated electronic circuitry. Second, we will discuss
trends in the design of tactical aircraft avionics systems
and the relationship of present and future designs to the
microprocessor. The foregoing topics will serve as a primer
for the remainder of the thesis, and aay be skipped or
skim-read by the reader who is familiar with microprocessor
applications in avionics systems. Third, we will iiscuss
the effects which the "LSI (Large Scale Integration)
Revolution" aas had, and is expected tc have on the
procurement cf modern avionics systems. Within this topic,
we will attempt to identify potential pitfalls of current
concepts in avionics system design. Finally, we will
discuss alternatives for dealing with the problems which
arise because of the radical changes in technology.
Every effort has been made to maintain brevity, yet
accurately convey the intended message m an understandable
form avoiding, where possible, the newly created acronyms.

II. MICROELECTRONIC CIRCUIT BACKGROUND
This section is intended for the reader who is not
familiar with the world of microprocessors, integrated
circuit technology, or computer language structures. Its
purpose is to introduce the microprocessor, some cf tae
associated terminology, and project trends in computational
hardware and programming language development. Readers
already knowledgao le in these areas may prefer to proceed to
the next section which deals with tactical airborne computer
systems. This section serves only as a brief introduction,
however, Ref. 1 provides an excellent m-depth description
of microelectronics principles and a op lica ticns.
INTEGRATED CIRCUITS
Integrated circuits (IC) have aeen in common usage
throughout the electronics industry since the early
nineteen-sixties. In its simplest form the IC is nothing
more than a collection of one or more transistors, resistors
and capacitors formed on a plane of semiconductor material.
It is generally designed to perform a specific function
using either digital or analog principles. Typically,
integrated circuits are in themselves very small, about one
sguare millimeter or less in area, and are generally
packaged in what is termed a Dual Inline Package or DIP.
Most military applications utilize what is known as a flat
pack which is usually sguare with pins for circuit board
mounting protruding from the four sides of the package.
Flat packs have a much lower profile than the -DIP and
10

therefore result in greater circuit board chip density.
Figure 1 is a photograph of an actual LSI radom access
memory array magnified several hundred times. Figure 2
shows a typical DIP and an equivalent flat pack. This
packaging serves to protect the enclosed aicrocircuit from
dust, humidity, physical damage from impact, while it
provides a means of connecting the device to outside circuit
elements. The encasement also provides a medium for
dissipating the heat generated by tne internal circuit
during normal operation.
There are three generally recognized levels of
integration in microcircuit construction:
1. Small Scale Integration (SSI) -- These circuits usually
perform simple logical tas<s, such as independent
boolean operations. SSI circuit packages typically
consist of from 1 to 64 transistor and resistor
components.
2. Medium Scale Integration (MSI) — These circuits
perform complex digital logic operations such as
counting, multiplexing, encoding or decoding. MSI
packages usually contain from o5 tc 1024 circuit
elements.
3. Large Scale Integration (LSI) — Tnese circuits ccntain
up to 250,000 components and perform extremely complex
operations or simply allow for large amounts of data
storage in flip-flops. Microprocessors fall into this
category of microelectronic circuits, as d'o large
memory arrays. In physical size, however, LSI circuits
are typically less than 20 square millimeters in area
and are usually packaged in DIPs having 16 to 40 pins.
The growth of circuit complexity has been exponential
since the discovery of the integrated circuit. Figure 3
11

illustrates this growth since the production of the first IC
in 1959. The number of components in microelectronic
circuits has doubled every year over the last 19 years and
the trend can be expected to continue. As integrated
circuit technology improves construction techniques, the
density of circuit elements on a single chip continues to
improve. Also, as - manufacturing methods continue to
improve, the yield, or percentage of good circuits per
production run, increases. For several years now, circuit
design has osen computer assisted, wafer manufacturing has
been computer controlled and production has become less
difficult. Most manufacturers have experienced a 20 to 30
percent cost reduction for every doubling of production
output due tc corporate learning. Figure u depicts the
micro electro nines industry "learning curve," which again
exhibits an exponential behavior.
Bits of memory per integrated circuit package have
become accepted as a measure of IC complexity or size.
Thus, price per bit is useful in evaluating the cost
effectiveness of a microcircuit where memory is considered.
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Before the advent of the microprocessor, the major
expense incurred in the development of a csrtain functional
circuit was in the design of the logic required to perform
the task. The building blocks of digital circuits were
formed from discrete small-scale integrated circuits and
some medium scale integrated packages. In many cases, an
enormous amount of circuitry was required to perform a
relatively simple logical task. Circuit size is generally
measured in square inches of circuit board (real estate),
number of IC packages required, or the pin count on a single
printed circuit board.
One of the most significant contributions of
microprocessor technology has been the introduction of
programmed logic as an alternative to complex circuit design
using descrete small scale integrated circuits. 3y
designing with microprocessors, great flexibility may oe
designed intc a functional circuit. As modifications to tne
design become necessary for correctional reasons or simply
to enhance performance of a circuit, a change to the program
will usually suffice. In the descrete design, however, a
minor modification of circuit function generally required
extensive redesign of the circuit and complete refabr ication
of the printed circuit board. This was an extremely
expensive factor once the circuit had reached production
level.
The use of microprocessors and the concept of programmed
logic have contributed to the advancement of electronics on
a scale comparable to that resulting from the development of
the basic transistor. One basic circuit design employing a
18

microprocessor now serves in a seemingly endless variety of
functions, differing only in tae program, and the





































1. Low parts count
2. Variable function
3. Highly flexible
4. Very low design cost
5. High reliability
6. Low fabrication costs
7. Modification requires
8. Low power consumption
program change




Modern computing machines fall into three major
categories depending on several distinguishing
characteristics. These are: computers (full scale),
minicomputers, and the newest form, microcomputers.
Classif icaticn of a computing machine is generally base! on
the length of the word and instruction cycle time. It is
typical to consider such performance parameters as
instruction variety, memory size, aritnmetic architecture,
instruction execution speed, or even physical size and
system complexity when categorizing a computing machine.
Ihe standard method of categorizing oy word length, however,
is illustrated in the following widely recognized
classifications:
1. Computer - 32 or more bits per word
2. Minicomputer - 16 to 32 bits per word
3. Micr ccomputer - 4 to 16 bits per word
In general, a minicomputer is approximately 4 to 10
times as fast as a microcomputer in performing an identical
computational tasjc, while the computer is 5 to 10 times as
fast as the minicomputer. When considering computational
efficiency, it is common to compare relative speed for
accomplishing a given task as just illustrated'. It is
important to note, however, that for some applications,
bigger and faster are not always better. Dedicated machine
control is a good example of where this might be true.
Often, a mechanical system under control of a computer
cannot possibly respond to instructions as guickly as the
computer is capable of issuing them. The computer therefore
21

spends much of its time in idle loops waiting for the
machine. A slow low-ccst processor is oeiter suited tc this
type of application. Figure 7 graphically illustrates the
relative performance, cost., and functional application of
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D. MICH c computer architectur:
Mainframe computers, minicomputers, and micr ocomputers
all have certain functional components in common with each
other. These components are shown as blocks in Fig. 3.
1 • £I2S5§^ Memory
That portion of memory allocated to the storage of
instructions to be executed by the Arithmetic Logic Unit is
called program memory. This memory area may De volatile
random access memory (RAM), or it may he composed of
non- volatile. programmable read-only memory (PROM) . It is
even possible for the program memory to consist of both RAM
and PROM , in which case, some of tne program modules will
be transient while others will be permanently resident.
2 • lisisa §£,<! Con tro l
The timing and control logic maintains control ever
the program counter which points to tne location in program
memory where the next program instruction is to be found.
After completion of an instruction or instruction group, the
program counter will normally be incremented to the next
succeeding memory address. In the event of a jump or call
instruction, however, the program counter will be forced to
























3 • Antaoetic Logic Unit I ALU )
The ALU fetches an instruction from the program
memory such as an add, subtract, jump or any one of many
possible simple instructions.. It then performs the function
as specified by the instruction and proceeds to fetch and
perform the next instruction. The ALU contains most cf the
complex circuitry found in any computer, and traditionally
has been a high-cost component of a computer.
** • Dat a fl ea ory
Cata memory, commonly called random access memory
(HAM) , is used on an as needed basis by the ALU as temporary
work space to store intermediate results while performing a
program sequence. It usually exhibits very fast access
time, on the order of 20 to 500 nanoseconds.
5 • Inpat/QutiPat ( I/O) Interface
The input/output interface provides connection
between the computer and the various peripheral devices
which make it useful. Such devices as line printers, tape
drives, disk drives, solenoid controls, analog converters,
switches, plotters, cathode ray tube (CRT) displays, or any
conceivable electromechanical device must be made





Currently, several microelectronics manufacturing firms
are producing so-called single-chip microprocessors which
contain all ci the aforementioned functional elements in one
LSI package. One such device is the Intel 3748 shown in
Fig. 9. This device is typically priced in the 40 to 50
dollar range, with derivatives of the same processor priced
as low as 3 dollars in large quantities. 3iver. tae
appropriate program, the microcomputer can perform all tne
functions of a mainframe computer at a much reduced speed,
of course, but at a tremendously reduced cost. Current
trends are to pack more power into the single-chip
microprocessor by increasing the internal memory sire,
improving speed and increasing I/O flexibility. As the
single-chip licrccomputers increase in internal program and
data memory size, they become sufficiently powerful to
perform any of the avionics functions. Thus, a collection
of such devices could form a computational system eguivalent
to the present minicomputer. Judging from the recent rate
of growth cf single-chip computer capabilities, it is
anticipated that this prospect will become practicable





SINGLE COMPONENT 3-BIT MICROCOMPUTER
*8048 Mask Programmable ROM
*8748 User Programmable/Erasable EPROM
*8035 External ROM or EPROM
8-Bit CPU, ROM, RAM, I/O in
Single Package
Interchangeable ROM and EPROM
Versions
Single 5V Supply
2.5 usee and 5.0 Msec Cycle Versions
All Instructions 1 or 2 Cycles.
Over 90 Instructions: 70% Single Byte
1K x 8 ROM/EPROM
64 x 8 RAM
27 I/O Lines
Interval Timer/Event Counter
Easily Expandable Memory and I/O
Compatible with MCS-80 TU Peripherals
Single Level Interrupt
The Intel* 8048/8748/8035 is a totally self-sufficient 8-bit parallel comouter fabricated on a single silicon chip using Intel's
N-channel silicon gate MOS process.
The 3048 containsa 1K x 8 program memory, a54x3RAMdata memory ,27 I/O lines.and an 8-oit timer/counter 'n addition
to on board oscillator and ciock circuits. For systems 'hat require extra capability, the 3048 can be expanded using
standard memories and MCS-30'" (8080A) penpnerals. The 3035 is the equivalent of an 3048 without program memory
To reduce development problems to a minimum ano provide maximum flexibility, three nterchangeaole pin-compatible
versions of this single component microcomputer exist: the 3748with user-programmable and erasaole EPROM program
memory for prototype and preprpduction systems, the 3048 with factory-programmed masK ROM prpgram memory for
low-cost hign volume production, and the 8035 without program memory tor use with external program memories.
This microprocessor is designed to bean efficient controller as well as an arithmetic processor The 3048 has extensive bit
handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from
an instruction set consisting mostly ot single byte instructions and no instructions over two bytes in length
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Figure 9 - INTEL 87U8 SINGLE-CHIP MICROCOMPUTER (Reprinted






The computing machine aust be provided with a
series cf instructions which the ariiaaetic logic unit is
to perform. The representation of :ne program as it exists
in executable form within the program memory is called
machine code. If a computing machine has a large
instruction repetoire, programming in machine code is a very
cumbersome process. This is because the instructions exist
as numbers and memorization of the instruction set is
difficult. Host microprocessors have instruction sets
exceeding 70 operation codes. Of significance aere, is the
fact that different computers, minicomputers, and
microprocessors each have distinctly different instruction
sets. Machine language programming is rarely utilized
except during initial development of a system design. This
is the most rudimentary form of programming en any computer,
and although infrequently used, it is usually well




The second most basic level of computer
programming employs assembly languages. As in machine
language programming, the language itself is . usually
29

processor dependent. The assembly language is essentially
similar to machine code, however, instead cf using actual
machine int erpretable numbers for input, the programmer uses
mnemonics. Mnemonics are abreviatad alphanumeric words
whicn serve as memory aids for programming on the single
instruction level. Once the program is written, it is
processed by another program called an assembler, which
converts the mnemonic instructions into machine cede.
Assembly language, although still considered a low-level
programming language, is in very common usage. When a new
processor is introduced, most programming will oe
accomplished in assembly language until higher level
languages are adapted to the processor. This is primarily
due to the relative ease of developing the assembler program
compared tc construction of a higher-level language
compiler
.
2 • Mediu m~L ev el I anguage s
The medium-level languages, sucn as PL/M and PI/Z,
offer the programmer additional programming development
facilities. Generally they are capaole of translating
English- like statements and mathematical equations into
machine code program segments. This capability is usually
limited to integer arithmetic operations such as add,
subtract, multiply, and divide. Floating-point operations
are not included within the language and ail operations are
byte or double byte structured rather than word or field
oriented. Medium-level languages are useful in
microprocesscr applications which require a more extensive
program in which documentation quality is important.
30

3 • Si.3ii::Le_v el Languages
This group of computer programming languages
includes most of the well-known languages such as FORTRAN,
COBOL, PASCAL, BASIC and CMS-2, the Navy's standard tactical
computer language. Languages within this category are
capable of translating complex algebraic equations into
executable machine code. This allows large programming
tasxs to be accomplished with less effort. Beyond this
obvious advantage, the use of high-level languages enables
program transferability between different computers,
assuming that a compiler program exists for each computer of
distinct architecture. Usually, the transfer of programs
can be accomplished with little or no modification of the
original program. Although the programming process becomes
much more efficient using a high-level language, the
execution efficiency of the compiler produced code is


































Ill TACTICAL AIRBORNE COMPUTES SYSTEMS
TYPICAL DEPLOYED AIRCRAFT SYSTEMS
The technological capability of miniaturizing a computer
to a size and weight compatible with tactical jet aircraft
caused immediate application in Naval and Air Force avionics
designs. In the Navy's A-72, for example, a relatively
small (approximately two cubic feet) general purpose central
computer controls many of the cockpit visual displays,
performs navigational computations, performs ballistic
calculations and effects automatic weapon release for
several different types of guided and unguided weapons. The
A-63 on-board computer is very similar in function to that
of the A-7E in that it consists of one central computer
surrounded fcy many analog or digital peripheral devices.
Figure 14 shews the A-7E avionics system in block. diagram
form.
The A-6E and A-7E systems effected major advances in
tactical aircraft weapon delivery accuracy and overall
aircraft mission performance. These aircraft demonstrated
that any future tactical aircraft must be equipped with some
form of a digital computing system.
Subsequent Naval aircraft, and the number of computers
incorporated in their avionics systems include: 2-2 (3), S-3
(5) , and the F- 14 (6) . The number of computers on board
each aircraft shown in parentheses does not include embedded
microprocessors, that is, microprocessor devices used in
33

peripheral equipment and distriouted throughout the
aircraft. The F-14, for example, aas a separate computer
dedicated to each of the following functions: navigation,
combat system, engine monitoring and control system,















e fir® B a
6 ^S
T



























Arrowheads denote direction of signal flow




















































E. NAVY STANDARDIZATION OF TACTICAL COMPUTERS
With the rapidly growing proliferation of computing
devices, it became apparent that controls muat be placed on
the variety cf computing machines utilized in Naval aircraft
and other avionics systems. In order to minimize logistical
and maintenance problems, the Navy planned for standard
computers to be used in all of its tactical systems. This
standardization plan provided for shipboard and shore-based
large scale computers, the AN/UYK-7, minicomputers, the
AN/UYK-20; as well as the standard AN/AYK-14 for airborne
systems
.
In addition to standardization of the computing
machines, the Navy also standardized its programming
language named CMS-2. This high-level language family m
its various forms, was intended to serve as a ccmmon
language link between the AN/UYK-7, AN/UYK-20 and the
AN/AYK-14. Due to hardware differences, among the three
computer types, complete program transferability was never
achieved. The CMS-2 compilers and cross-compilers convert
CilS-2 language programs into the machine language reguired
by the intended computer.
AN/AYK-14 AIRBORNE TACTICAL COMPUTER
The AN/AYK-14 is the Navy's designated airborne general
purpose computer. It is implemented using bit-slice
(described below) large scale integrated circuit technology,
and was designed to be functionally eguivalent to the
physically larger AN/UYK-20 minicomputer. Becau.se the
37

AN/AYK-14 uses the same operation codes as the AN/UYK-2D,
program transfer between the two computer types is usually
possible. This feature was one of the major goals cf the
standardization program.
The bit-slice architecture is primarily responsible for
this designed-in capability in the case of the AN/AYK-14.
Using Advanced Micro Devices 2900 series bit-slice
microprocessor enabled designers to construct a customized
computer with user defined operation codes and performance.
In short, tit-slice technigues allow tne user to define tae
architecture of the processor through variations of
component interconnection and mic ro- programming code.
Figure 13 shows a typical bit-slice processor consisting of
several compatible single-chip components. Expansion cf tne
bit-slice system is accomplished b y annexing additional
central processing elements (CPE) , one for every two or four
bits. Each C?S is capaole of executing only a few nasic
instructions including two's complement arithmetic, boolean
operations, shifting left or right, and bit and zero
checking. The microprogram control unit feeds the central
processing elements with the desired seguence of
microinstructions derived from the microprogram memory. In
this way, the actual internal functioning of the
"customized" microprocessor is determined by the designer.
Thus, the microprocessor can be designed to respond to most
predetermined sets of instructions.
Another of the major advantages of the bit-slice machine
is its expandability in terms of word length without
significant loss of speed. Each central processing element
executes the same instruction sequence but only operates on
a two or four bit slice of the computer word. The variable
word length can effectively increase throughput rate and
thereby improve the overall computational power cf the






The INTEL 31 3001 Microprogram Con-
trol Unit (MCUI controls the sequence in
which microinstructions are fetched
from the microprogram memory. Its
functions include the following:
Maintenance of the microprogram
address register.
Selection of the next microinstruction
based on the contents of the micro-
program address register.
Decoding and testing of data supplied
via several input busses to determine
the microinstruction execution
sequence.
Saving and testing of carry output data
from the central processor (CP) array.
Control of carry/shift input data to
the CP array.
Control of microprogram interrupts.
High Performance — 35 ns Cycle
Time
TTL and DTL Compatible
Fully Buffered Three-State and Open
Collector Outputs








Eleven Address Control Functions
Three Jump and Test Latch
Functions
16-way Jump and Test Instruction
Bus Function
Eight Flag Control Functions
Four Flag Input Functions
Four Flag Output Functions
40 Pin DIP
PACKAGE CONFIGURATION
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Figure 1. Slock Diagram of a Typical System
Figure 13 - BIT-SLICE MICROPROCESSOR ARCHITECT!) BE
(reprinted by permission of Intel Corp. copyright 1977)
39

The major disadvantage of such a system lies in the
additional level of design which mast be performed in order
to obtain a workable computer. The consequence of this is
that each developer must invest a Treat deal in software
development tools just to bring the processor to the usable
level of operation- Large effort must ce expended in
developing operation codes, assembly language mnemonics,
assemblers, cross-assemblers, compilers and debugging
programs befcre any real application of the system can oe
realized. The AN/AYK-14 development has surpassed this
level and indeed, much has been invested in the system
development program.
1 • £li.§5native Avioni cs Sv stems
In the previous section we examined the historical
development of computerized tactical avionics systems.
Hecent developments in microprocessor architecture, r.ameiy
distributed processing and concurrent processing techniques,
have suggested alternatives to tne conventional central
computer concept presently employed in tactical aircraft
systems. This section describes one generalized alternative
design which can be easily expanded or diminished to suit
the requirements of the particular airframe or tactical
mission. This design concept will oe used as a comparison
model in subsequent analyses and discussion.
UO

a. Single-Board Computer (5SC)
From the single-chip microprocessor, several
manufacturers, led by Intel Corporation and Texas
Instruments, have produced single-board computers. These
are typically constructed on a single printed circuit card
generally less than 30 sguare inches in area and composed of
several MSI and LSI components. Each single-board computer
contains a central processing unit, random access memory,
program memory, parallel input/output ports, serial
input/output ports, and a multiplexed bus interface for
common memory access and inter-board communication. The
current trend in single-board computer design is to reduce
the number cf discrete components wnile increasing the
amount of on-board memory and peripheral communication
capability. Figure 14 shows a typical single-board computer
and its associated block, diagram.
Very recently, several LSI manufacturers have
marketed single-chip "computers", which implement all cf the
SBC features in a single integrated circuit package.
Intel's 8043 series is such a family of devices. The Intel
3022 for example, contains 64 bytes of RAW, 2048 bytes of
tHOM, three parallel ports, and even an analog to digital
conversion section. The trend in the industry is to
continue packing more memory and speed into the single-chip
devices. It is anticipated that concurrent processing will
soon be possible on a single printed circuit board oy




SBC 80/20 SINGLE BOARD COMPUTER
8080A CPU
2K bytes static read/write memory
Sockets for 4K bytes of erasable reprogrammable
or masked Read-Only-Memory
48 programmable parallel I/O lines with sockets for
interchangeable line drivers and line terminators
Programmable synchronous/asynchronous RS232C
compatible serial interface with fully software-
selectable baud rate generation
Full Multi-Master Bus control logic which allows
up to 16 masters to share system bus
Eight-level programmable interrupt control
Two programmable 16-bit BCD and binary timers
Auxiliary power bus, memory protect, and Power-
Fail Interrupt control logic provided for battery
back-up RAM requirements
Compatible with optional memory and I/O expan-
sion boards
The SBC 30/20 is a member of Intel's complete ime of OEM comouter systems which rake full advantage of Intel's LSI tech-
nology *o provide economical, self contained comouter based solutions for OEM aophcaticns. The SBC 30/20 s a complete
computer system on a single 6.75 X 12-inch orinted circuit card. The CPU, system clock, read/write memory, nonvolatile
read-only-memory, I/O ports and drivers, serial communications interface, orionty nterruot logic, two orogrammabie timers,
multi-master bus control logic, and bus expansion drivers all reside on the board.
Intel's powerful 8-bit n-channel MOS 3080A CPU, fabricated on a single LSI cnio. 'S the central processor f or the S8C
30/20. The 8080A contains six 8-bit general-purpose registers and an accumulator The six jeneral-purpose registers may be
addressed individually or in pairs, providing both single and double orecision operators. Minimum instruction execution time
is 1 .86 usee.
The 8080A has a 16-bit program counter which allows direct addressing of up to 55.536 bytes sf memory. An external stack,
located within any portion of read/write memory, may be used as a 'ast-in/first-out storage area for :ne contents of the
program cpunter, flags, accumulator, and all of the six general-purpose registers. A 16-bit stack pointer controls the address
ing of this external stack. This stack provides subroutine nesting that is oounded only by memory size.
Figure 14 - INTEL SBC80/20 SINGLE-BOARD COMPUTES (Reprinted




Concurrent processing is simply the technique of
putting more than one processor or CPd to work at performing
a job normally done oy one computer. There are several ways
in which this may he accomplisaed depending on the
interconnection structure of the processors used. Figure 15
depicts three possible arrangements of several processors
configured for concurrent processing.
Ihe processing power of such a system depends on
redundancy of central processing units. Each processing
unit performs a function independent of the others but
communicates with others, either directly cr through means
of a common memory block. By sharing the computing load,
the throughput or the overall speed of the system, depends
on the number of processing elements in the system, the
information transfer rate on the system ous and the actual
tus usage factor.
An all important aspect of a concurrent
processing system is the degree of homcgeniety achieved by
using common building blocks in its implementation. This
homogeniety of components can effect substantial reductions
in the life-cycle cost of a computing system. The cost
reduction factors are discussed in further detail in the
forthcoming sections of this thesis.
As a model for further discuss icn, we will refer
to the generalized avionics processing system shown in Fig.
16. The structure shown provides for several affinity
groups of concurrent processors, possibly distributed
physically throughout the aircraft, each cc aimunicating to
the other via high-speed fiber optic cable. Within each
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affinity group, there are several single-beard computers
each performing a specialized function. For example, 53C
number 1 may perform the navigation computations by taking
data from the inerrial navigation gyros and acceleroneters
and passing information to be displayed en the pilot's
head-up-display (HUD) unit to the common memory "mail box".
SBC numDer 4, which controls the cockpit displays picks up
the data deposited by S5C number 2 and sends the appropriate
control signals to the video displays in the cockpit.
Likewise, the weapons delivery computer can access the same
data deposited oy number 2 and perform ballistic
calculations and automatically control oomb delivery.
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Pipeline Configuration -- Data are passed along
from one processor to another, each processor
performing a part of the overall operation.
Array Configuration -- Each




r t i commonBus I
Independent Configuration -- Each processor
performs an independent function under its own
program. This is the most versatile form of
concurrent processing.







































One of the major goals of the Navy's tactical computer
standardization program discussed in the previous section,
was to reduce costs through eiiainaticn of distinct
computers in tactical computer applications and to allow
common support software procurement for these machines.
Indeed, the basic concept is sound, however, a major flaw
exists in the implementation of the plan. Ihat is, the plan
does not provide adequately for technological growth on a
scale experienced during the "LSI revolution."
New LSI devices are being developed at an alarming rate,
each with lore capabilities than their predecessors.
Circuits are literally obsolete within one cr two years of
initial production. Similarly, advances in programming
techniques are taking place but at a much slower rate.
Program maintenance and development is certain to become
more important as time progresses. A third related area of
progress has been in the architecture of the overall
computing machine. Advances in data bus structures, fiber
optic communications, distributed processing, concurrent
processing, and array processing have opened new horizons in
the data processing field. The development of these and
other devices or techniques have changed circumstances so
dramatically, that the AN/AYK-14 standardization plan may
not be long-lived. It is the author's opinion that the
newly achievable architectures will be incorporated- in the
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next generation of tactical military aircraft.
It is the purpose of the remainder of this thesis,
therefore, to examine the various alternatives made
available by LSI technological advances, and relate the
cost, performance and growth benefits of each with these of
the present Navy standardization plan.
The concurrent processing computer design concept
presented in the previous section as an alternative tc tne
centralized computer, must be considered as a prime
candidate fcr incorporation in the next generation of
tactical military aircraft. In this section, we will
explore some of the major cost/performance tradeoffs between
tne concurrent processing and the centralized computer
design concepts. Before beginning this discussion, however,
it must again be emphasized that the field of
microelectronics is still growing at an accelerating rate.
Any long-range planning effort must take this fact into
account. It is quite probable that within the next iecade,
an altogether new alternative to either the centralized or
concurrent processing teenniques will emerge. Another
important factor is the ever increasing impact of
programming. Programming costs are continuing to beccme a
larger proportion of the overall system cost.
We will begin by identifying some of the cost and
performance factors associated with the two alternative
models. It is hoped that the following discussion will aid
in the decision making for those involved in the long-range





Recent studies by Genovese [4], and Kodres, Buttinger,
Hamming and Jones [2] have concluded through cost and
performance analyses, that a homogeneous
microprocesscr-based concurrent processing system could be
up to twice as cost-effective as a central minicomputer.
The methodology used herein will be to present a narrative
rationale which contributes to the support of the
alternative concurrent processing avionics system. We will
look at the croad categories of acquisition and maintenance
cost considerations of both hardware and scftware. In the
final chapter, we will draw appropriate conclusions and
present possible courses cf action to be considered as
viable in the procurement processes cf future avionics
computer systems.
We will wcrk under the assumption tnat the single-beard
computer modules used in our alternative model would achieve
Navy-wide standardization status with hopes of DCD or
possibly even industrial standardization. In any case, the
components used in the single-board computer modules would
be commercially available, high-pr eduction , low-cost
components. It is important to note, that since each rrodule
would be capable of functioning as an independent device, it
could find an even wider application than that of avionics
systems. Some systems may require ten cr more identical
modules while others may only require one or two, depending
on the complexity of the function. This would result in a
much higher production base than the pursuit of the
specialized central computer alternative. This predicted
higher production base will be the over-riding argument in





1 • lJ£il.M§£.§ Ac^ uisition
The research and development phase of the
acquisition process of an airborne computer system will be
significantly affected by choice of computer architectures.
In the case of the AN/AYK-14, this phase is mostly history,
whereas fcr the concurrent processing model, we can only
estimate the effects of its i trpiementat ion on procurement
costs.
The Navy's AN/AYK-14 standard, although
incorporating the latest and fastest in bit-slice
microprocessors, is unique in that the design was forced to
accomodate the AN/AYK-20 instruction set and software. It
therefore became a "Navy" computer with production estimated
at most to be approximately 6500 units [3]. This estimation
assumes that the AN/AYK-14 will definitely be installed in
the F-18, LAMPS, MKIII , IEWS , and numerous other airborne
applications. A more conservative estimate, aliowir.g for
program discontinuances and project funding cutbacks would
place the figure at about 30C0 units. A committment has
been made to the AN/AYK-14 program and time will reveal the
actual cost per computer. Present estimates place the
acquisition costs alone at over 350,000 per copy. [2]. The
production base for the present Navy program will be solely
determined by the procurement action of the Department of
Defense.
It stands to reason, however-, when dealing with
50

devices which are commonly used throughout industry, the
8080 microprocessor for example, the unknowns in a system's
development are significantly reduced. The risk of failing
to meet design objectives are substantially lessened. 3y
working wich a smaller, less complex module, the development
of the singls-board computer itself would be a comparatively
minor task. Most of the expense in developing a working
single-board computer is in the design and development of
the LSI components themselves. These costs, however, are
shared oy industrial users and again become insignificant
for large production items. The hardware research and
development costs to be considered, then, are in the design
and development of the various systems formed from tae
single-board computer modules. This includes interface to
the many peripheral systems attacned to the computer. The
engineering task of developing a working concurrent
processing system is currently being performed by the
private industrial sector out of commercial interest in the
technigue. The single-board computer aodule capable of
performing concurrent processing has been on the market for
over one year as of this writing. Intel Corporation's
53C-80/20 computer can operate in a system containing up to
16 individual master computers sharing the same bus
structure and a common memory.
Militarizing the hardware clearly becomes an
important cost issue. Militarized versions of many LSI
components are now becoming available from the larger
manufacturers such as Intel and Texas Instruments. The
manufacturers are correctly anticipating greater usage of
microprocessors, LSI memories and peripheral interface
components in military applications. Industrial users,
namely the automobile industry, have need for miltary
hardened components in harsh environment applications.
Conformance to Mil standard 833 is becoming common place
among LSI suppliers. Of course, a premium price -is placed
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on militarized, JAN approved devices, but, as usage
increases, methods of improving yield will surel/ reduce the
added costs.
The point should be clear oy now. It the Navy were
to implement a computer system which utilized the industrial
standard components, the research and development costs
would be for the most part borne by the entire industrial
complex. The cost savings to the government would be
substantial as expressed in Refs. 2 and H.
The same reasoning holds true for other cost factors
associated with acquisition. These include: fabrication,
test equipment, development and production planning,
technical manuals, training materials, initial training
courses, and others.
2. Hardware Maintenance
Maintaining a deployed avionics system is a complex
activity and entails the upkeep and support of nearly every
electronic device in an aircraft. We could consider the
support of instrumentation, various sensors, radar,
communications, and inertial navigation subsystems in
addition to numerous other subsystems in treating the
maintenance costs of the total avionics system. For the
purposes of this thesis, however, we will put aside the
question of total support and concentrate only on those
aspects affected by the choice of computer system
architecture
.
As in the acquisition cost factor discussion, the
cost of maintaining the hardware of a composite
microprocessor-based computer system is greatly influenced
by the use of industry supported components. Since modules
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are relatively simple in construction, varying only in
program content, trouble shooting is simplified on an
organizational level by using replacement techniques.
Intermediate maintenance facilities would maintain module
test equipment which cculd accomodate all variations of tne
basic module by running diagnostic programs to verify
correct operation of components en the board. Should simple
automated testing of a module fail tc identify tne
malfunctioning component, or if damage were extensive, tne
relatively small cost of each module wouli justify discard
and replacment from spare parts. This concept avoids
high-level training requirements for bota organizational and
intermediate level maintenance activity personnel.
Similarly, the test equipment required at either level is
minimized
.
Another important aspect of maintainabiility is the
mode of failure which may be expected from use of tne
modular system. Since the system with modules removed is
extremely siaple in construction, consisting mostly of
mounting hardware and power supply components, nearly all
failures can be expected to occur within a module. Failure
of a single module would not have a great effect en the
overall performance of the mission computer. Thus, graceful
degradation is clearly accomplished without special design
effort. Should a particular module be responsible for a
critical function, it alone could be duplicated within the
system. This selective redundancy is easily more desirable
than duplicating the entire mission computer as -required
with the central computer concept. A case in point is the
F- 1 8 which makes use of two AN/AZK-14 computers to retain
mission reliability at an acceptable level.
Reliability testing of the Intel SBC-80/10
single-board computer has resulted in a mean time between
failure of 91,739 hours with a 90% confidence factor. The
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tests were conducted under accelerated life conditions en a
commercial (non- militarized) version of the toard.
Reference 2 derated this figure to 25,000 hours HTEF to
allow for a 55°C operating temperature. This results in a
10 year life expectancy when the equipment is continuously
operated at 25°C.
D. SOFTWARE COST FACTORS
The software of a system follows a procurement process
which in many ways is similar to tnat for the hardware.
That is, there are both acquisition and maintenance costs to
be considered. As with the hardware costs, software costs
are closely related to the production case cf the hardware.
The costs of software procurement and maintenance are also a
function of the breadth of use of the software development
tools. In this section we discuss seme of the more
important aspects of software acquisition and maintenance as
related to the choice of computer hardware architectures.
1 • Software Acq uisit ion
The effort and expense invested in the software
acquisition phase of a computer system are in many respects
similar to the acquisition of hardware. The importance of
proper software planning has been typically underestimated
by hardware oriented systems planners. This is in part due
to the relative newness of programmed logic concepts. As
discussed in Chapter II, the intelligence of a "smart"
circuit exists within the program memory. The ratio of
software tc hardware cost is growing constantly as
microcircuit devices become more common. While hardware
costs drop due to ever-improving production techniques, the
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cost of producing software continues to be a human intensive
activity. Thus, equivalent cost reductions have not been
attainable in this area. Much of the expense of software
development is comprised of build-up costs of the program
development tools such as asseiaoiers, compilers,
cross-compilers, emulators, and documentation of such tools.
Another major cost factor is in the education of
programmers, operators and maintenance personnel in the use
of various languages and other development tools.
By adapting to industrial standards of software
development, a savings similar to that of utilizing industry
standard hardware could be realized. At present, the Navy
is trying to enforce the use of CMS-2 as a standard
high-level programming language. Consequently, the Navy is
the only agency using the language. Education,
documentation, and development costs must ail be borne by
the Navy at great expense. Many microprocessor-based
computers have experienced broad usage to an extent that
many common high-level languages have been independently
adapted by the private sector for their use. Industry has
recognized the need for high-level programability of tae
microcomputer devices in increasing the productivity cf the
human element in software development. Due to the large
number of users, the cost of development cf the programming
tools is widely distributed. As a consequence, a very
capable FOETHAN IV, COBOL, PASCAL, PL/M, APL or BASIC
compiler can be typically purchased for less that $2,000.
This makes the investment of several million dollars in
development of the CMS-2 language standard seem rather
wasteful.
Development tools are not the only factor affecting
acquisition costs however, the importance of shifting to an
industry standard language becomes more pronounced when we
consider the impact of rapidly changing hardware.
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A major motive behind enforcing a high-level
language is to promote software transferability from machine
to machine. The idea is that as hardware changes, we should
be able to retain some of the prograaming effort already
invested. It must be recognized, however, that OEly a
portion of any program can be practically transferred to a
computer of radically different architecture. This assumes,
of course, that programs themselves are modularized such
that some routines are hardware independent. An example
would be high-level mathematical functions such as
floating-point routines or various transcendental functions
such as sine, cosine or logarithms. Entire operational
functions such as ballistic calculation routines could
possibly oe transferred from one generation of machine to
another, assuming input parameters lid not vary during the
transition. Other routines become hardware dependent and
would not be usable in most cases unless a high degree of
standardization existed in communication protocol. This is
an unlikely happenstance.
Of course, these concepts are equally applicable to
the centralized computer alternative, but, it is the
author's opinion that the use of industrial standard
software development languages would prove more beneficial
if industial standard hardware were also adopted.
2 • Software. Maint ena nee
It is somewhat difficult to divorce the maintenance
aspects of software from the acquisition process. Much of
the argument presented in favor of the modular computer
alternative in the previous section holds true for
maintenance. Very little software maintenance is typically
conducted at the depot, intermediate or organizational
level. Program upkeep would be, as in the case of- the A-7E
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and other tactical aircraft, effected at one of the Naval
laboratories, such as Naval Weapons Center, China Lake,
California. Program modifications are distributed, after
extensive evaluation, to the tactical sguadrons on a
fleet-wide basis. Organizational maintenance personnel
incorporate the changes under supervision of a revision team
from the cognizant support facility. Ihis is accomplished,
in the case of cere memory systems by "reading in" the new
program from magnetic or paper tape. In the case of
single-board computer systems, this function would involve
"burning" new program memory FROHs and installing them in
place of the outdated PROMs which could then be recycled.
One effect of the modular concept is that program
modifications can be implemented in one module without
affecting the integrity of the other modules in the system.
Certain program alterations may require the field
replacement of only one or two PROMs on a single-board
computer. Management of field changes to the software would
be more difficult in this case since extra care must be





The foregoing discussion presents an argument in favor
of moving away from high-cost centralized airborne tactical
computers toward incorporating a moderate cost modularized
concurrent processing architecture using low-cost industrial
standard components or modules. References 2 and 4 indicate
that such a ccove is economically sound. In the problem
statement of Chapter IV, we implied that the present
avionics procurement program, in pursuing the centralized
computer alternative, does not adequately provide for a
technological growth of the magnitude currently being
experienced in the semiconductor industry. The consensus of
opinion within the ilavy places a large importance on the
sunk costs invested in the CMS-2 language and tactical
computer standardization program. Reference 2 recommends a
departure from the present acquisition plan. It is the
author's opinion that an opportunity exists for the
government to benefit from current industrial activities in
this area, rather than the traditional situation in which
industry benefits from government sponsored research and
development programs. It is believed that military tactical
avionics programs can remain state-of-the-art while
capitalizing on the natural industrial collective tendency
to minimize internal costs while advancing the technological
base through competition for the consumer market. As new
devices become available, the industry will inevitably
devise the appropriate software development tools,
documentation and training programs, usually on a timely
basis. There seem to be few economical arguments against
the government becoming simply another consumer where
computing equipment is concerned. It has already been
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pointed oat that an inexpensive microcomputer can perform
the same function as its expensive minicomputer counterpart.
The idea that military avionics should be allowed to lag
behind the industry may, at first, seem inconsistant with
current concepts. Considering -che rate of change in the
microelectronics technology, and the fact that government
sponsored research and development projects are usually no
longer state-of-the-art by the time of full-scale
production, this may not be such an unreascnaole proposal.
It is believed that the government represents a large enough
portion of the consumer market to effectively influence the
direction which LSI manufacturers will pursue in developing
new and, hopefully, compatible devices.
In summary, then, the following recommendations are
presented as methods of taking advantage of current and
projected trends in microelectronic developments:
1. The Navy or joint services should form a project cffice
to further evaluate the consequences and possible
benefits of incorporating a concurrent processing
computer system utilizing industry standard components
in the next generation of tactical aircraft.
2. The Navy should strongly consider phasing out the CMS-2
language in favor of languages more widely supported oy
the computer manufacturers: PASCAL, BASIC, FORTRAN.
3. As the computer and microelectronic circuit
manufacturers develop new techniques and device's, Navy
avionics program managers should evaluate the
advancements for possible incorporation into tactical
aircraft under design. Avionics acquisition programs
should maintain a consumer posture when considering
computer systems.
4. Programming should be in high-level languag-es, when
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possible, to permit carry over of programs to the next
generation of computers.
5. Programs should be modularized into hardware
independent and hardware dependent partitions where
possible to facilitate software transferability.
6. Standardized communications protocols should oe
developed for both serial and parallel bus structures
so that succeeding generations of computer modules
would tend to evolve along set guidelines. Ihis would
have a stabilizing effect on both hardware and software
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